Abstract: A robust physical design of 3-D IC requires investigation on through-silicon via (TSV). The large temperatures and stress gradients can severely affect TSV delay with large variation. The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback